David May

Q: What Schools Are Affiliated With David May

David May is affiliated with the following schools: University of Warwick, Imperial College London, University of Bristol, University of Oxford

David May 's AcademicInfluence.com Rankings

David May

Computer Science

#1077

World Rank

#1116

Historical Rank

Computational Linguistics

#3145

World Rank

#3185

Historical Rank

Artificial Intelligence

#5465

World Rank

#5540

Historical Rank

Machine Learning

#5781

World Rank

#5864

Historical Rank

computer-science Degrees

Download Badge

Computer Science

Why Is David May Influential?

(Suggest an Edit or Addition)

According to Wikipedia, Michael David May FRS FREng is a British computer scientist. He is a Professor in the Department of Computer Science at the University of Bristol and founder of XMOS Semiconductor, serving until February 2014 as the chief technology officer.

(See a Problem?)

David May 's Published Works

Number of citations in a given year to any of this author's works

Total number of citations to an author for the works they published in a given year. This highlights publication of the most important work(s) by the author

Published Works

A Tutorial Introduction To Occam Programming (1987) (165)
Random Register Renaming to Foil DPA (2001) (108)
The IMS T800 Transputer (1987) (98)
Non-deterministic Processors (2001) (94)
The XMOS XS1 Architecture (2009) (55)
Transputers and routers: components for concurrent machines (1990) (49)
OCCAM (1983) (45)
The Transputer Implementation of Occam (1984) (41)
OCCAM-an overview (1984) (39)
Cryptographic Hardware and Embedded Systems — CHES 2001 (2001) (38)
Occam and the transputer (1984) (38)
Compiling Occam into silicon (1991) (34)
Designing chips that work (1992) (31)
Cache Memory (2000) (30)
PETSc Users Manual: Revision 3.10 (2018) (23)
The XMOS Architecture and XS1 Chips (2012) (22)
A Simple Protocol to Communicate Channels over Channels (1998) (20)
Communicating Process Architecture: Transputers and Occam (1986) (19)
The Next Generation Transputers and Beyond (1991) (18)
The influence of VLSI technology on computer architecture (1988) (17)
The T9000 transputer (1992) (17)
Use of formal methods by a silicon manufacturer (1991) (16)
An FPGA-based probability-aware fault simulator (2012) (12)
A Design-for-Verification Framework for a Configurable Performance-Critical Communication Interface (2011) (11)
Communicating process architecture for multicores (2010) (11)
Predictable instruction caching for media processors (2002) (10)
Hardware prototyping of novel invasive multicore architectures (2012) (10)
Caches with Compositional Performance (2002) (9)
Voltage over-scaling in sequential circuits for approximate computing (2016) (9)
Lost in translation: Exposing hidden compiler optimization opportunities (2019) (8)
A Benes Based NoC Switching Architecture for Mixed Criticality Embedded Systems (2016) (8)
Using channels for multimedia communication (1999) (7)
Novel Caches for Predictable Computing (1998) (7)
Using interval arithmetic the calculate data sizes for compilation to multimedia instruction sets (1998) (7)
Effective caching for multithreaded processors (2000) (6)
A resource-efficient probabilistic fault simulator (2013) (6)
Copying, Moving and Borrowing semantics (2001) (6)
Icarus language definition (1997) (6)
Towards Totally Verified Systems (1989) (4)
CSP, occam and Transputers (2004) (4)
Information, Security and Privacy - ACISP 2001 (2001) (4)
Design of fine-grained sequential approximate circuits using probability-aware fault emulation (2015) (4)
Managing Complexity through Abstraction: A Refinement-Based Approach to Formalize Instruction Set Architectures (2011) (3)
Improving the significance of probabilistic circuit fault emulations (2014) (2)
Message Routing (1997) (2)
Formal Analysis of a Programmable Performance-Critical Processor Communication Interface (2010) (2)
XMOS architecture XS1 chips (2011) (2)
Complexity of Hardware Design and Model-Checking : An Asymptotic Analysis of State-Machine Metrics (2012) (2)
Integrated Hardware Garbage Collection (2021) (2)
How to design a parallel computer (1991) (1)
Communicating Process Architectures - CPA 2000 (2000) (1)
Transputer/Occam Japan 3 : proceedings of the 3rd Transputer/Occam International Conference, 17-18 May 1990, Tokyo, Japan (1990) (1)
Hardware Migratable Channels (Research Note) (2000) (1)
Synchronisation in a Multithreaded Processor (2000) (1)
Invited Talk 1- Past, Present, and Future Communicating Processors (2008) (1)
Garbage Collection for Edge Computing (2020) (0)
Microprocessor Caches 2 the Partitioned Microcache (0)
Emulating a large memory sequential machine with a collection of small memory ones (2012) (0)
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing (2017) (0)
Embedded Processor Design Challenges (2002) (0)
9th International Conference on Formal Modeling and Analysis of Timed Systems, Phønix Hotel, Aalborg, Denmark (2011) (0)
Hardware prototyping and software debugging of multi-core architectures (2014) (0)
ECE 1718 Project Final Report Improving Data Locality During Thread-Level Speculation (2003) (0)
Components for computing and communications (1993) (0)
Communicating process architecture for multicores (CPA 2007) (2007) (0)
High Performance Computing - HiPC 1999 (1999) (0)
Scalable data abstractions for distributed parallel computations (2012) (0)
EURO-PAR '98 (ACM/IFIP) Parallel Processing, LNCS 1470 (1998) (0)

This paper list is powered by the following services:

Other Resources About David May

en.wikipedia.org

What Schools Are Affiliated With David May ?

David May is affiliated with the following schools:

David May 's Academic­Influence.com Rankings

Why Is David May Influential?

David May 's Published Works

Published Works

Other Resources About David May

What Schools Are Affiliated With David May ?

David May 's AcademicInfluence.com Rankings