Teresa Meng
#146,858
Most Influential Person Now
Taiwanese-American entrepreneur
Teresa Meng's AcademicInfluence.com Rankings
Teresa Mengengineering Degrees
Engineering
#6617
World Rank
#7953
Historical Rank
#1276
USA Rank
Electrical Engineering
#2232
World Rank
#2338
Historical Rank
#288
USA Rank
Applied Physics
#2627
World Rank
#2668
Historical Rank
#227
USA Rank
Download Badge
Engineering
Teresa Meng's Degrees
- PhD Electrical Engineering Stanford University
- Masters Electrical Engineering Stanford University
- Bachelors Electrical Engineering Stanford University
Why Is Teresa Meng Influential?
(Suggest an Edit or Addition)According to Wikipedia, Teresa Huai-Ying Meng is a Taiwanese-American academician and entrepreneur. She is the Reid Weaver Dennis Professor of Electrical Engineering, Emerita, at Stanford University, and founder of Atheros Communications, a wireless semiconductor company acquired by Qualcomm, Inc.
Teresa Meng's Published Works
Published Works
- Minimum energy mobile wireless networks (1998) (2149)
- A modular, wireless damage monitoring system for structures (1998) (398)
- Optimal Frequency for Wireless Power Transmission Into Dispersive Tissue (2010) (380)
- An experimental study of temperature effect on modal parameters of the Alamosa Canyon Bridge (1999) (345)
- Merge: a programming model for heterogeneous multi-core systems (2008) (322)
- A 140-Mb/s, 32-state, radix-4 Viterbi decoder (1992) (234)
- Automatic synthesis of asynchronous circuits from high-level specifications (1989) (193)
- Bits-per-Joule Capacity of Energy-Limited Wireless Networks (2007) (171)
- Optimum power control for successive interference cancellation with imperfect channel estimation (2003) (167)
- HermesD: A High-Rate Long-Range Wireless Transmission System for Simultaneous Multichannel Neural Recording Applications (2010) (164)
- Transform coded image reconstruction exploiting interblock correlation (1995) (160)
- Mixture of trajectory models for neural decoding of goal-directed movements. (2007) (158)
- Synthesis of timed asynchronous circuits (1992) (156)
- A 1-Gb/s, four-state, sliding block Viterbi decoder (1997) (150)
- A mm-sized implantable power receiver with adaptive link compensation (2009) (148)
- Portable video-on-demand in wireless communication (1995) (146)
- HermesB: A Continuous Neural Recording System for Freely Behaving Primates (2007) (144)
- Detecting neural-state transitions using hidden Markov models for motor cortical prostheses. (2008) (143)
- Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems (2005) (141)
- Minimizing the Peak-to-Average Power Ratio of OFDM Signals Using Convex Optimization (2006) (138)
- Normalized data nonlinearities for LMS adaptation (1994) (137)
- Direct-conversion RF receiver design (2001) (135)
- Automatic gate-level synthesis of speed-independent circuits (1992) (131)
- Synchronization Design for Digital Systems (1991) (118)
- An integrated 802.11a baseband and MAC processor (2002) (113)
- Performance of multicarrier CDMA with successive interference cancellation in a multipath fading channel (2004) (107)
- Stochastic gradient adaptation under general error criteria (1994) (100)
- Model-based neural decoding of reaching movements: a maximum likelihood approach (2004) (96)
- Transient Modeling Synthesis: a flexible analysis/synthesis tool for transient signals (1998) (83)
- Signal Processing Challenges for Neural Prostheses (2008) (82)
- Iterative power control for imperfect successive interference cancellation (2005) (77)
- Sinusoidal modeling using frame-based perceptually weighted matching pursuits (1999) (75)
- Extending Spectral Modeling Synthesis with Transient Modeling Synthesis (2000) (73)
- Optimal Operating Frequency in Wireless Power Transmission for Implantable Devices (2007) (73)
- A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator (1997) (69)
- A perceptually based audio signal model with application to scalable audio compression (1999) (68)
- Arbitrarily high sampling rate adaptive filters (1987) (61)
- Design and implementation of an all-CMOS 802.11a wireless LAN chipset (2003) (61)
- Modular, wireless network platform for monitoring structures (1999) (61)
- Hybrid survivor path architectures for Viterbi decoders (1993) (60)
- An analysis/synthesis tool for transient signals that allows a flexible sines+transients+noise model for audio (1998) (56)
- Error resilient pyramid vector quantization for image compression (1994) (56)
- Semi-modularity and testability of speed-independent circuits (1992) (55)
- Adaptive Resolution ADC Array for an Implantable Neural Sensor (2011) (55)
- Vertex Data Compression through Vector Quantization (2002) (55)
- A mm-Sized Wirelessly Powered and Remotely Controlled Locomotive Implant (2012) (52)
- Optimal quantizer step sizes for transform coders (1991) (46)
- A 6Kbps to 85Kbps scalable audio coder (2000) (44)
- Minimizing the peak-to-average power ratio of OFDM signals via convex optimization (2003) (41)
- Asynchronous design for programmable digital signal processors (1991) (41)
- A parallel decoder of programmable Huffman codes (1995) (36)
- A programmable pulse UWB transmitter with 34% energy efficiency for multichannel neuro-recording systems (2010) (36)
- Low-power signal processing system design for wireless applications (1998) (35)
- A mm-sized wirelessly powered and remotely controlled locomotive implantable device (2012) (35)
- Neural Recording Stability of Chronic Electrode Arrays in Freely Behaving Primates (2006) (32)
- Neurons to Silicon: Implantable Prosthesis Processor (2006) (32)
- Title : Structural Damage Monitoring for Civil Structures (1997) (31)
- Adaptive modeling of environmental effects in modal parameters for damage detection in civil structures (1998) (31)
- Position based CDMA with multiuser detection (P-CDMA/MUD) for wireless ad hoc networks (2000) (30)
- A comparison of fast inverse discrete cosine transform algorithms (1994) (29)
- The digital prolate spheroidal window (1996) (29)
- Design of a low power video decompression chip set for portable applications (1996) (27)
- Covering conditions and algorithms for the synthesis of speed-independent circuits (1998) (26)
- Bits-per-joule capacity of energy-limited wireless ad hoc networks (2002) (26)
- Optimal estimation of feed-forward-controlled linear systems (2005) (26)
- A 1.2 mW video-rate 2D color subband decoder (1995) (26)
- Asynchronous processor design for digital signal processing (1988) (26)
- A convex interior-point method for optimal OFDM PAR reduction (2005) (25)
- Reconfigurable computing for learning Bayesian networks (2008) (25)
- Power control for successive interference cancellation with imperfect cancellation (2002) (24)
- Automatic synthesis of gate-level timed circuits with choice (1995) (24)
- Power consumption of parallel spread spectrum correlator architectures (1998) (23)
- PVRG-JPEG CODEC 1.1 (1997) (23)
- Structural Damage Monitoring for Civil Structures (1997) (23)
- Color quantization of images based on human vision perception (1994) (22)
- A 140 Mb/s 32-state radix-4 Viterbi decoder (1992) (22)
- High sampling rate adaptive decision feedback equalizers (1990) (21)
- Exact expectation analysis of the LMS adaptive filter without the independence assumption (1992) (21)
- A unified approach to the Viterbi algorithm state metric update for shift register processes (1992) (20)
- The 5-UPTM protocol for unified multiservice wireless networks (2001) (19)
- Algorithms and architectures for high-speed viterbi decoding (1993) (19)
- High-throughput Bayesian network learning using heterogeneous multicore computers (2010) (19)
- A simple iterative power control scheme for successive interference cancellation (2002) (19)
- A robust adaptive parallel DFE using extended LMS (1993) (18)
- POSET timing and its application to the synthesis and verification of gate-level timed circuits (1999) (18)
- Increasing the Performance of Cortically-Controlled Prostheses (2006) (18)
- A hardware efficient parallel Viterbi algorithm (1990) (18)
- Statistical inverse discrete cosine transforms for image compression (1994) (16)
- Symphony: a simulation backplane for parallel mixed-mode co-simulation of VLSI systems (1996) (16)
- Sufficient conditions for correct gate-level speed-independent circuits (1994) (16)
- Efficient verification of determinate speed-independent circuits (1993) (16)
- Testability of asynchronous timed control circuits with delay assumptions (1991) (15)
- Automatic Synthesis and Verification of Gate-Level Timed Circuits (1994) (15)
- Multidimensional rotations for robust quantization of image data (1998) (15)
- Optimal Peak-to-Average Power Ratio Reduction in MIMO-OFDM Systems (2006) (15)
- Model-based decoding of reaching movements for prosthetic systems (2004) (15)
- The optimum scalar data nonlinearity in LMS adaptation for arbitrary IID inputs (1992) (14)
- Image coding using pyramid vector quantization of subband coefficients (1994) (14)
- Object recognition with luminance, rotation and location invariance (1997) (14)
- Least squares computation at arbitrarily high speeds (1987) (14)
- Supply noise and CMOS synchronization errors (1995) (14)
- Power feasibility of implantable digital spike-sorting circuits for neural prosthetic systems (2004) (13)
- Semi-modularity and self-diagnostic asynchronous circuits (1991) (13)
- Psychovisual-based distortion measure for monochrome image compression (1993) (12)
- A high-rate long-range wireless transmission system for multichannel neural recording applications (2009) (12)
- Minimizing power consumption in direct sequence spread spectrum correlators by resampling IF samples-Part I: performance analysis (2001) (12)
- An Autonomous, Broadband, Multi-channel Neural Recording System for Freely Behaving Primates (2006) (12)
- A 1 Gb/s, 4-state, sliding block Viterbi decoder (1993) (12)
- An optimum NLMS algorithm: performance improvement over LMS (1991) (12)
- Variable compression using JPEG (1994) (12)
- A clock-free chip set for high-sampling rate adaptive filters (1990) (11)
- Growth of wireless ad hoc networks (2003) (11)
- AUTOMATIC SYNTHESIS OF GATE-LEVEL SPEED-INDEPENDENT CIRCUITS (1998) (11)
- Design of clock-free asynchronous systems for real-time signal processing (1989) (11)
- Rapid prototyping of a real-time video encoder (1994) (11)
- Adaptive resolution ADC array for neural implant (2009) (10)
- Multiday Electrophysiological Recordings from Freely Behaving Primates (2006) (10)
- Asynchronous circuit design for VLSI signal processing (1994) (10)
- Computation of core capacity of wireless ad hoc networks (2002) (10)
- Scalable compression based on tree structured vector quantization of perceptually weighted block, lapped, and wavelet transforms (1995) (9)
- Globally optimal tradeoff curves for OFDM PAR reduction [peak-to-average power ratio] (2004) (9)
- Adaptive channel optimization of vector quantized data (1993) (9)
- Technology mapping of timed circuits (1995) (9)
- Transpose memory for video rate JPEG compression on highly parallel single-chip digital CMOS imager (2000) (9)
- Locomotive micro-implant with active electromagnetic propulsion (2009) (9)
- Core Capacity Region of Energy-Limited, Delay-Tolerant Wireless Networks (2007) (8)
- Low-power wireless video systems (1998) (8)
- Parallel array architectures for motion estimation (1991) (8)
- Multiple access interference cancellation in fading multipath channels: progress and limitations (2001) (8)
- Optimum error nonlinearities for LMS adaptation (1990) (8)
- Embracing heterogeneity: parallel programming for changing hardware (2009) (8)
- Wireless LAN revolution: from silicon to systems (2001) (8)
- VLSI signal processing, IX (1996) (7)
- Core capacity region of energy-limited wireless ad hoc networks (2002) (7)
- Performance of multicarrier CDMA with successive interference cancellation with estimation error in a multipath fading channel (2002) (7)
- Transmit power and other-cell interference reduction via successive interference cancellation with imperfect channel estimation (2001) (7)
- Throughput characteristics of a minimum energy wireless network (2001) (6)
- Adaptive signal acquisition and wireless power transfer for an implantable prosthesis processor (2010) (6)
- Time domain analysis of sigma delta modulation (1990) (6)
- Synchronization design for digital systems / by Teresa H. Meng (1991) (6)
- Oversampling in a forced-asynchronous CDMA system (2001) (6)
- An all-digital IF GPS synchronizer for portable applications (1999) (6)
- A Low-Power Encoder For Pyramid Vector Quantization of Subband Coefficients (1997) (6)
- Low-power design of wavelet processors (1994) (6)
- Listener Differences in Audio Compression Evaluations (1997) (5)
- Low-Power Parallel Video Compression Architecture for a Single-Chip Digital CMOS Camera (1999) (5)
- GPS receiver design for portable applications (2000) (5)
- Checking Combinational Equivalence of Speed-Independent Circuits (1998) (5)
- A low power merge cell processor for real-time spike sorting in implantable neural prostheses (2006) (5)
- Loading effects on metastable parameters of CMOS latches (1993) (4)
- Minimizing power consumption in direct sequence spread spectrum correlators by resampling IF samples-Part II: implementation issues (2001) (4)
- Implementations of arbitrarily fast adaptive lattice filters with multiple slow processing elements (1986) (4)
- Low-power video encoder/decoder using wavelet/TSVQ with conditional replenishment (1996) (4)
- Low-power DV encoder architecture for digital CMOS camcorder (1999) (4)
- Optimal Frequency for Wireless Power Transmission (2010) (4)
- Robust subpixel alignment in lithography (1992) (4)
- Computing the Optimal Amount of Constellation Distortion in OFDM Systems (2007) (3)
- Correction to "optimum power control for successive interference cancellation with imperfect channel estimation" (2003) (3)
- A lower bound on alignment accuracy and subpixel resolution in lithography (1991) (3)
- Subjective Audio Testing Methodology and Human Performance Factors (1997) (3)
- Asynchronous implementation of parallel architectures (1990) (3)
- Video Compression for Wireless Communications (1994) (3)
- Multidimensional rotations for quantization (1994) (3)
- A programmable parallel Huffman decoder (1994) (3)
- Successive interference cancellation in a low‐earth orbit satellite system (2003) (3)
- Partitioning analog and digital processing in a single-chip GPS receiver (1998) (2)
- A scalable entropy code (1998) (2)
- A programming model and processor architecture for heterogeneous multicore computers (2009) (2)
- The Cramer-Rao bound for position and amplitude estimation of multiple pulses in Gaussian noise (1999) (2)
- Partitioning Analog and Digital Processing in Mixed-Signal Systems (2000) (2)
- Multiple access interference cancellation in fading multipath channels: progress and limitations (2001) (2)
- Synthesis of Self-Timed Circuits (1991) (2)
- Power reduction in wireless receivers through multistage digital filtering and quantization (1999) (1)
- Design of Asynchronous Parallel Architectures (1991) (1)
- Low-Po wer Signal Processing Design for Wireless Applications (1998) (1)
- Optimizing spike sorting for brain computer interfaces with non-stationary waveforms (2007) (1)
- Translating electromagnetic torque into controlled motion for use in medical implants (2010) (1)
- Temporal and spatial oversampling in direct sequence CDMA systems: A linear algebra approach (2002) (1)
- A robust parallel DFE using extended LMS (1991) (1)
- Nonlinear adaptive edge-detection techniques for wafer inspection and alignment (1990) (1)
- Mixed signals on mixed-signal: the right next technology (2003) (1)
- A wireless portable video-on-demand system (1998) (1)
- A Uniform Approach to the Synthesis of Synchronous and Asynchronous Circuits (1994) (1)
- "Novel Techniques in Non-Stationary Analysis of Rotorcraft Vibration Signitures" (1999) (0)
- Multi-Dimensional Data Compression for Portable Communication. (1995) (0)
- Guest Editors' Foreword (1996) (0)
- How good is your predictor? Expanding confidence intervals to define probability densities on adaptive parameters (1999) (0)
- Emerging Technologies in Wireless LANs: An 802.11g WLAN System on a Chip (2007) (0)
- Fitting real data to a pulse position jittered model (1990) (0)
- Frequency domain position estimation for lithographic alignment (1993) (0)
- Compression of three-dimensional models through vector quantization (2002) (0)
- Reliability of listeners judging compressed audio (1996) (0)
- .2 Video-Rate 2-D Color Subband Decoder (1995) (0)
- Vertex Data Compression through (2002) (0)
- A Chip Set for Adaptive Filters (1991) (0)
- Asad Abidi, Mark Horowitz and Teresa Meng Elected to U.S. National Academy of Engineering (2007) (0)
- Self-Timed Programmable Processors (1991) (0)
- Cramer-Rao Bounds on Pulse Amplitude and Position Jitters (1991) (0)
- Invited Address: A Wireless Portable Video-On-Demand System (1998) (0)
- Parallel Multi-Level Mixed-Mode Co-Simulation Of VLSI Systems (1998) (0)
- An Approach to Programmable Signal Processor Assemblers and Simulators (1986) (0)
- Long-term Stability of Listening Strategies Determined by MDS (1998) (0)
- Asynchronous Design for Parallel Processing Architectures (1991) (0)
- Fast Vertex Transformation for 3D Rendering through Predictive Vector Quantization (2001) (0)
- Capacity and performance gains through temporal and spatial oversampling (2003) (0)
- A real-time scalable color quantizer trainer/encoder (1994) (0)
- SP 23.2: A High-Eff iciency Variable-Voltage CMOS Dynamic dc-dc Switching Regulator (1997) (0)
- Overcoming power/information tradeoffs in neural signal acquisition (2009) (0)
- Markov Models for Motor Cortical Prostheses Detecting Neural-State Transitions Using Hidden (2008) (0)
- Performance Enhancement of MC-CDMA Systems through SBA assist log-MAP based Turbo MUD (2020) (0)
This paper list is powered by the following services:
Other Resources About Teresa Meng
What Schools Are Affiliated With Teresa Meng?
Teresa Meng is affiliated with the following schools: